Navigation To modulepage
xml-Export Generate XML
Display language
Debug Infos

Applied Embedded Systems Project

6 LP


#40335 / #3

SS 2017 - WS 2018/19

Fakultät IV

EN 12

Institut für Technische Informatik und Mikroelektronik

34341400 FG Architektur eingebetteter Systeme

Juurlink, Bernardus

Juurlink, Bernardus

POS-Nummer PORD-Nummer Modultitel
62346 29153 Applied Embedded Systems Project

Learning Outcomes

Knowledge and practical experiences in the realm of designing embedded processor architectures and its programming are gained. Students are able to plan, coordinate and carry out hardware/software co-design, programming in hardware description languages and system-level programming, as well as team management and coordination in a project. The course is principally designed to impart technical skills 35%, method skills 15%, system skills 15%, social skills 35%


In this module, a design and implementation assignment, embedded in a concrete, extensive, and challenging development project is to be solved self-reliantly in team work. This assignment conduces to apply gained methods and knowledge in the realm of computer architecture design and is connected to current research topics of the AES group. The study is to be done under as realistic and work-live compliant conditions as possible, including planning, design, implementation, management, coordination, and presentation of work and results of the concrete team work. Exemplary, the following topics are possible: - Map an embedded single-threaded application to an embedded multi-core platform. - Speed-up an application by using FPGA technology. - Speed-up an embedded system by analyzing and implementing processor and architecture extensions.

Module Components


All Courses are mandatory.

Course Name Type Number Cycle Language SWS
Applied Embedded Systems Project (AEP) PJ 0433 L 231 SS No information 4

Workload and Credit Points

Applied Embedded Systems Project (AEP) (PJ):

Workload description Multiplier Hours Total
Documentation, Reports, Presentation(s) 15.0 3.0h 45.0h
Research, Management, Implementation, Testing 15.0 5.0h 75.0h
Weekly contact hours 15.0 4.0h 60.0h
180.0h(~6 LP)
The Workload of the module sums up to 180.0 Hours. Therefore the module contains 6 Credits.

Description of Teaching and Learning Methods

Most prominent teaching and learning method for this module is work in groups (Gruppenarbeit); further, short talks (Impulsreferate), feedback (Beobachtung/Feedback) and moderated discussions (moderierte Diskussionen) will be used, oriented towards the requirements and needs of the project and the applying students.

Requirements for participation and examination

Desirable prerequisites for participation in the courses:

Knowledge about computer architecture and hardware description languages (VHDL or Verilog) are obligatory (e.g. Technische Grundlagen der Informatik 2 (TechGI2)). Desirable are practical experiences in synthesis of hardware descriptions or microcontroller or system-level programming.

Mandatory requirements for the module test application:

No information

Module completion



Type of exam:

Portfolio examination



Type of portfolio examination

100 points in total

Test elements

Name Points Categorie Duration/Extent
(Deliverable assessment) Implementation 40 practical semesterbegleitend
(Deliverable assessment) Project documentation, presentation(s), etc 35 written jeweils 2 Wochen
(Learning process review) Participation in project work 25 practical semesterbegleitend

Grading scale

Test description (Module completion)

Grading system 2 will be used: 95% or more 1.0 90% or more 1.3 85% or more 1.7 80% or more 2.0 75% or more 2.3 70% or more 2.7 65% or more 3.0 60% or more 3.3 55% or more 3.7 50% or more 4.0 Less than 50% 5.0

Duration of the Module

This module can be completed in one semester.

Maximum Number of Participants

The maximum capacity of students is 15.

Registration Procedures

Pre-registration is organized via ISIS2 system. Registration for the course is carried out on the examination office (possibly electronically QISPOS) within the first six weeks of the semester.

Recommended reading, Lecture notes

Lecture notes

Availability:  unavailable

Electronical lecture notes

Availability:  available
Additional information:


Recommended literature
A text book will be used to provide more details for the students.
ISIS2 system will be used to publish all course material.

Assigned Degree Programs

Zurzeit wird die Datenstruktur umgestellt. Aus technischen Gründen wird die Verwendung des Moduls während des Umstellungsprozesses in zwei Listen angezeigt.

This module is used in the following modulelists:

- Masterstudiengang Technische Informatik: Studienschwerpunkte: Rechnertechnik, Technische Anwendungen - Masterstudiengang Elektrotechnik: Ergänzungsmodul - Masterstudiengang ICT Innovation Embedded Systems (Pflichtmodul im 1. Semester)

This module is used in the following Degree Programs (new System):

    - Masterstudiengang Technische Informatik: Studienschwerpunkte: Rechnertechnik, Technische Anwendungen - Masterstudiengang Elektrotechnik: Ergänzungsmodul - Masterstudiengang ICT Innovation Embedded Systems (Pflichtmodul im 1. Semester)


    No information